stm32_motherboard_datasheet.out 1.05 KB
edit raw blame history



1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18


\BOOKMARK [0][-]{chapter.1}{Hardware}{}% 1
\BOOKMARK [1][-]{section.1.1}{Overview}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{I/O}{chapter.1}% 3
\BOOKMARK [2][-]{subsection.1.2.1}{SPI PMOD}{section.1.2}% 4
\BOOKMARK [2][-]{subsection.1.2.2}{I2C PMOD}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.3}{Integrated ADC and DAC}{section.1.2}% 6
\BOOKMARK [2][-]{subsection.1.2.4}{VNH5019}{section.1.2}% 7
\BOOKMARK [2][-]{subsection.1.2.5}{GPIO}{section.1.2}% 8
\BOOKMARK [2][-]{subsection.1.2.6}{U\(S\)ART}{section.1.2}% 9
\BOOKMARK [2][-]{subsection.1.2.7}{NRST}{section.1.2}% 10
\BOOKMARK [1][-]{section.1.3}{Power}{chapter.1}% 11
\BOOKMARK [2][-]{subsection.1.3.1}{Supply from DIN 5V}{section.1.3}% 12
\BOOKMARK [2][-]{subsection.1.3.2}{Supply from DIN 15V}{section.1.3}% 13
\BOOKMARK [2][-]{subsection.1.3.3}{Supply from external 5V}{section.1.3}% 14
\BOOKMARK [2][-]{subsection.1.3.4}{Supply from external 15V}{section.1.3}% 15
\BOOKMARK [0][-]{subsection.1.3.4}{Annexes}{}% 16
\BOOKMARK [0][-]{appendix.A}{Schematic}{}% 17
\BOOKMARK [0][-]{appendix.B}{Layout}{}% 18