Blame view
220222_final/EP/csr.csv
1.03 KB
35833671e
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 |
#-------------------------------------------------------------------------------- # Auto-generated by Migen (a5bc262) & LiteX (f93b6b9f) on 2021-10-14 17:34:23 #-------------------------------------------------------------------------------- csr_base,pwm0,0x00000000,, csr_base,ctrl,0x00000800,, csr_base,identifier_mem,0x00001000,, csr_register,pwm0_enable,0x00000000,1,rw csr_register,pwm0_duty,0x00000004,1,rw csr_register,pwm0_period,0x00000008,1,rw csr_register,pwm0_period_oneshot,0x0000000c,1,rw csr_register,ctrl_reset,0x00000800,1,rw csr_register,ctrl_scratch,0x00000804,1,rw csr_register,ctrl_bus_errors,0x00000808,1,ro constant,config_clock_frequency,10000000,, constant,config_cpu_type_none,None,, constant,config_cpu_variant_standard,None,, constant,config_cpu_human_name,unknown,, constant,config_with_build_time,None,, constant,config_csr_data_width,32,, constant,config_csr_alignment,32,, constant,config_bus_standard,wishbone,, constant,config_bus_data_width,32,, constant,config_bus_address_width,32,, memory_region,csr,0x00000000,65536,io |