

Filter optimization for real time digital processing of radiofrequency signals: application to oscillator metrology

A. Hugeot^{*†}, J. Bernard[†], G. Goavec-Mérou^{*}, P.-Y. Bourgeois^{*}, J.-M. Friedt^{*}

^{*}FEMTO-ST, Time & Frequency department, Besançon, France

[†]FEMTO-ST, Computer Science department DISC, Besançon, France

Email: {pyb2,jmfriedt}@femto-st.fr

Abstract—Software Defined Radio (SDR) provides stability, flexibility and reconfigurability to radiofrequency signal processing. Applied to oscillator characterization in the context of ultrastable clocks, stringent filtering requirements are defined by spurious signal or noise rejection needs. Since real time radiofrequency processing must be performed in a Field Programmable Array to meet timing constraints, we investigate optimization strategies to design filters meeting rejection characteristics while limiting the hardware resources required and keeping timing constraints within the targeted measurement bandwidths. The presented technique is applicable to scheduling any sequence of processing blocks characterized by a throughput, resource occupation and performance tabulated as a function of configuration characteristics, as is the case for filters with their coefficients and resolution yielding rejection and number of multipliers.

Index Terms—Software Defined Radio, Mixed-Integer Linear Programming, Finite Impulse Response filter

I. DIGITAL SIGNAL PROCESSING OF ULTRASTABLE CLOCK SIGNALS

Analog oscillator phase noise characteristics are classically performed by downconverting the radiofrequency signal using a saturated mixer to bring the radiofrequency signal to baseband, followed by a Fourier analysis of the beat signal to analyze phase fluctuations close to carrier. In a fully digital approach, the radiofrequency signal is digitized and numerically downconverted by multiplying the samples with a local numerically controlled oscillator (Fig. 1) [1].




Fig. 1. Fully digital oscillator phase noise characterization: the Device Under Test (DUT) signal is sampled by the radiofrequency grade Analog to Digital Converter (ADC) and downconverted by mixing with a Numerically Controlled Oscillator (NCO). Unwanted signals and noise aliases are rejected by a Low Pass Filter (LPF) implemented as a cascade of Finite Impulse Response (FIR) filters. The signal is then decimated before a Fourier analysis displays the spectral characteristics of the phase fluctuations.

As with the analog mixer, the non-linear behavior of the downconverter introduces noise or spurious signal aliasing as well as the generation of the frequency sum signal in addition to the frequency difference. These unwanted spectral characteristics must be rejected before decimating the data stream for the phase noise spectral characterization [2]. The characteristics introduced between the downconverter and the

decimation processing blocks are core characteristics of an oscillator characterization system, and must reject out-of-band signals below the targeted phase noise – typically in the sub -170 dBc/Hz for ultrastable oscillator we aim at characterizing. The filter blocks will use most resources of the Field Programmable Gate Array (FPGA) used to process the radiofrequency datastream: optimizing the performance of the filter while reducing the needed resources is hence tackled in a systematic approach using optimization techniques. Most significantly, we tackle the issue by attempting to cascade multiple Finite Impulse Response (FIR) filters with tunable number of coefficients and tunable number of bits representing the coefficients and the data being processed.

II. FINITE IMPULSE RESPONSE FILTER

We select FIR filters for their unconditional stability and ease of design. A FIR filter is defined by a set of weights b_k applied to the inputs x_k through a convolution to generate the outputs y_k

$$y_n = \sum_{k=0}^N b_k x_{n-k} \quad (1)$$

As opposed to an implementation on a general purpose processor in which word size is defined by the processor architecture, implementing such a filter on an FPGA offers more degrees of freedom since not only the coefficient values and number of taps must be defined, but also the number of bits defining the coefficients and the sample size. For this reason, and because we consider pipeline processing (as opposed to First-In, First-Out FIFO memory batch processing) of radiofrequency signals, High Level Synthesis (HLS) languages [3] are not considered but the problem is tackled at the Very-high-speed-integrated-circuit Hardware Description Language (VHDL) level. Since latency is not an issue in a openloop phase noise characterization instrument, the large number of taps in the FIR, as opposed to the shorter Infinite Impulse Response (IIR) filter, is not considered as an issue as would be in a closed loop system.

The coefficients are classically expressed as floating point values. However, this binary number representation is not efficient for fast arithmetic computation by an FPGA. Instead, we select to quantify these floating point values into integer values. This quantization will result in some precision loss.

The tradeoff between quantization resolution and number of coefficients when considering integer operations is not trivial. As an illustration of the issue related to the relation between




Fig. 2. Impact of the quantization resolution of the coefficients: the quantization is set to 6 bits – with the horizontal black lines indicating ± 1 least significant bit – setting the 30 first and 30 last coefficients out of the initial 128 band-pass filter coefficients to 0 (red dots).

number of filter taps and quantization, Fig. 2 exhibits a 128-coefficient FIR bandpass filter designed using floating point numbers (blue). Upon quantization on 6 bit integers, 60 of the 128 coefficients in the beginning and end of the taps become null, making the large number of coefficients irrelevant and allowing to save processing resource by shrinking the filter length. This tradeoff aimed at minimizing resources to reach a given rejection level, or maximizing out of band rejection for a given computational resource, will drive the investigation on cascading filters designed with varying tap resolution and tap length, as will be shown in the next section. Indeed, our development strategy closely follows the skeleton approach [4], [5], [6] in which basic blocks are defined and characterized before being assembled [7] in a complete processing chain. In our case, assembling the filter blocks is a simpler block combination process since we assume a single value to be processed and a single value to be generated at each clock cycle. The FIR filters will not be considered to decimate in the current implementation: the decimation is assumed to be located after the FIR cascade at the moment.

III. METHODOLOGY DESCRIPTION

Our objective is to develop a new methodology applicable to any Digital Signal Processing (DSP) chain obtained by assembling basic processing blocks, with hardware and manufacturer independence. Achieving such a target requires defining an abstract model to represent some basic properties of DSP blocks such as performance (i.e. rejection or ripples in the bandpass for filters) and resource occupation. These abstract properties, not necessarily related to the detailed hardware implementation of a given platform, will feed a scheduler solver aimed at assembling the optimum target, whether in terms of maximizing performance for a given arbitrary resource occupation, or minimizing resource occupation for a given performance. In our approach, the solution of the solver is then synthesized using the dedicated tool provided by each platform manufacturer to assess the validity of our abstract resource occupation indicator, and the result of running the DSP chain on the FPGA allows for assessing the performance of the scheduler. We emphasize that all solutions found by the solver are synthesized and executed on hardware at the end of the analysis.

In this demonstration, we focus on only two operations: filtering and shifting the number of bits needed to represent




Fig. 3. A single filter is composed of a FIR (on the left) and a Shifter (on the right)

the data along the processing chain. We have chosen these basic operations because shifting and the filtering have already been studied in the literature [8], [9], [10], [11] providing a framework for assessing our results. Furthermore, filtering is a core step in any radiofrequency frontend requiring pipelined processing at full bandwidth for the earliest steps, including for time and frequency transfer or characterization [12], [13], [1].

Addressing only two operations allows for demonstrating the methodology but should not be considered as a limitation of the framework which can be extended to assembling any number of skeleton blocks as long as performance and resource occupation can be determined. Hence, in this paper we will apply our methodology on simple DSP chains: a white noise input signal is generated using a Pseudo-Random Number (PRN) generator or thanks to a radiofrequency-grade Analog to Digital Converter (ADC) loaded by a 50Ω resistor. Once samples have been digitized at a rate of 125 MS/s, filtering is applied to qualify the processing block performance – practically meeting the radiofrequency frontend requirement of noise and bandwidth reduction by filtering and decimating. Finally, bursts of filtered samples are stored for post-processing, allowing to assess either filter rejection for a given resource usage, or validating the rejection when implementing a solution minimizing resource occupation.

The first step of our approach is to model the DSP chain and since we just optimize the filtering, we have not modeling the PRN generator or the ADC. The filtering can be done by two ways. The first one we use only one FIR filter with lot of coefficients to rejection the noise, we called this approach a monolithic approach. And the second one we select different FIR filters with less coefficients the monolithic filter and we cascaded it to filtering the signal.

After each filter we leave the possibility of shifting the filtered data to consume less resources. Hence in the case of cascaded filter, we define a stage as a filter and a shifter (the shift could be omitted if we do not need to divide the filtered data).

A. Model of a FIR filter

A cascade of filters is composed of n FIR stages. In stage i ($1 \leq i \leq n$) the FIR has C_i coefficients and each coefficient is an integer value with π_i^C bits while the filtered data are shifted by π_i^S bits. We define also π_i^- as the size of input data and π_i^+ as the size of output data. The figure 3 shows a filtering stage.

FIR i has been characterized through numerical simulation as able to reject $F(C_i, \pi_i^C)$ dB. This rejection has been computed using GNU Octave software FIR coefficient design functions (`firls` and `fir1`). For each configuration (C_i, π_i^C) , we first create a FIR with floating point coefficients and a given C_i number of coefficients. Then, the floating point coefficients are discretized into integers. In order to ensure




Fig. 4. Shape of the filter transmitted power P as a function of frequency f : the passband is considered to occupy the initial 40% of the Nyquist frequency range, the stopband the last 40%, allowing 20% transition width.




Fig. 5. Mean stopband rejection criterion comparison between monolithic filter and cascaded filters

that the coefficients are coded on π_i^C bits effectively, the coefficients are normalized by their absolute maximum before being scaled to integer coefficients. At least one coefficient is coded on π_i^C bits, and in practice only $b_{C_i}/2$ is coded on π_i^C bits while the others are coded on much fewer bits.

With these coefficients, the `freqz` function is used to estimate the magnitude of the filter transfer function. Comparing the performance between FIRs requires however defining a unique criterion. As shown in figure 4, the FIR magnitude exhibits two parts: we focus here on the transitions width and the rejection rather than on the bandpass ripples as emphasized in [9], [8].

In the transition band, the behavior of the filter is left free, we only care about the passband and the stopband characteristics. Our initial criterion considered the mean value of the stopband rejection, as shown in figure 5. This criterion yields unacceptable results since notches overestimate the rejection capability of the filter. Furthermore, the losses within the passband are not considered and might be excessive for excessively wide transitions widths introduced for filters with few coefficients. Such biases are compensated for by the second considered criterion which is based on computing the maximum rejection within the stopband minus the mean of the absolute value of passband rejection. With this criterion, the results are significantly improved as shown in figure 6 and meet the expected rejection capability of low pass filters.

Thanks to the latter criterion which will be used in the remainder of this paper, we are able to automatically generate multiple FIR taps and estimate their rejection. Figure 7 exhibits the rejection as a function of the number of coefficients and




Fig. 6. Custom criterion (maximum rejection in the stopband minus the mean of the absolute value of the passband rejection) comparison between monolithic filter and cascaded filters




Fig. 7. Rejection as a function of number of coefficients and number of bits

the number of bits representing these coefficients. The curve shaped as a pyramid exhibits optimum configurations sets at the vertex where both edges meet. Indeed for a given number of coefficients, increasing the number of bits over the edge will not improve the rejection. Conversely when setting the a given number of bits, increasing the number of coefficients will not improve the rejection. Hence the best coefficient set are on the vertex of the pyramid.

Although we have an efficient criterion to estimate the rejection of one set of coefficients (taps), we have a problem when we cascade filters and estimate the criterion as a sum two or more individual criteria. If the FIR filter coefficients are the same between the stages, we have:

$$F_{total} = F_1 + F_2$$

But selecting two different sets of coefficient will yield a more complex situation in which the previous relation is no longer valid as illustrated on figure 8. The red and blue curves are two different filters with maximums and notches not located at the same frequency offsets. Hence when summing the transfer functions, the resulting rejection shown as the dashed yellow line is improved with respect to a basic sum of the rejection criteria shown as a the dotted yellow line. Thus, estimating the rejection of filter cascades is more complex than taking the sum of all the rejection criteria of each filter. However since this sum underestimates the rejection capability of the cascade, this upper bound is considered as a pessimistic and acceptable criterion for deciding on the suitability of the filter cascade to meet design criteria.

Based on this analysis, we address the estimate of resource consumption (called silicon area – in the case of FPGAs




Fig. 8. Rejection of two cascaded filters

meaning processing cells) as a function of filter characteristics. As a reminder, we do not aim at matching actual hardware configuration but consider an arbitrary silicon area occupied by each processing function, and will assess after synthesis the adequation of this arbitrary unit with actual hardware resources provided by FPGA manufacturers. The sum of individual processing unit areas is constrained by a total silicon area representative of FPGA global resources. Formally, variable a_i is the area taken by filter i (in arbitrary unit). Variable r_i is the rejection of filter i (in dB). Constant \mathcal{A} is the total available area. We model our problem as follows:

$$\begin{aligned} & \text{Maximize } \sum_{i=1}^n r_i \\ & \sum_{i=1}^n a_i \leq \mathcal{A} \\ & a_i = C_i \times (\pi_i^C + \pi_i^-), \quad \forall i \in [1, n] \quad (2) \\ & r_i = F(C_i, \pi_i^C), \quad \forall i \in [1, n] \quad (3) \\ & \pi_i^+ = \pi_i^- + \pi_i^C - \pi_i^S, \quad \forall i \in [1, n] \quad (4) \\ & \pi_{i-1}^+ = \pi_i^-, \quad \forall i \in [2, n] \quad (5) \\ & \pi_i^+ \geq 1 + \sum_{k=1}^i \left(1 + \frac{r_j}{6}\right), \quad \forall i \in [1, n] \quad (6) \\ & \pi_1^- = \Pi^I \quad (7) \end{aligned} \quad (8)$$

Equation 2 states that the total area taken by the filters must be less than the available area. Equation 3 gives the definition of the area used by a filter, considered as the area of the FIR since the Shifter is assumed not to require significant resources. We consider that the FIR needs C_i registers of size $\pi_i^C + \pi_i^-$ bits to store the results of the multiplications of the input data with the coefficients. Equation 4 gives the definition of the rejection of the filter thanks to the tabulated function F that we defined previously. The Shifter does not introduce negative rejection as we will explain later, so the rejection only comes from the FIR. Equation 5 states the relation between π_i^+ and π_i^- . The multiplications in the FIR add π_i^C bits as most coefficients are close to zero, and the Shifter removes π_i^S bits. Equation 6 states that the output number of bits of a filter is the same as the input number of bits of the next filter. Equation 7 ensures that the Shifter does not introduce negative rejection. Indeed, the results of the FIR can be right shifted without compromising the quality of the rejection until a threshold. Each bit of the output data

increases the maximum rejection level by 6 dB. We add one to take the sign bit into account. If equation 7 was not present, the Shifter could shift too much and introduce some noise in the output data. Each supplementary shift bit would cause an additional 6 dB rejection rise. A totally equivalent equation is: $\pi_i^S \leq \pi_i^- + \pi_i^C - 1 - \sum_{k=1}^i \left(1 + \frac{r_j}{6}\right)$. Finally, equation 8 gives the number of bits of the global input.

This model is non-linear and even non-quadratic, as F does not have a known linear or quadratic expression. We introduce p FIR configurations (C_{ij}, π_{ij}^C) , $1 \leq j \leq p$ that are constants. We define binary variable δ_{ij} that has value 1 if stage i is in configuration j and 0 otherwise. The new equations are as follows:

$$a_i = \sum_{j=1}^p \delta_{ij} \times C_{ij} \times (\pi_{ij}^C + \pi_i^-), \quad \forall i \in [1, n] \quad (9)$$

$$r_i = \sum_{j=1}^p \delta_{ij} \times F(C_{ij}, \pi_{ij}^C), \quad \forall i \in [1, n] \quad (10)$$

$$\pi_i^+ = \pi_i^- + \left(\sum_{j=1}^p \delta_{ij} \pi_{ij}^C \right) - \pi_i^S, \quad \forall i \in [1, n] \quad (11)$$

$$\sum_{j=1}^p \delta_{ij} \leq 1, \quad \forall i \in [1, n] \quad (12)$$

Equations 9, 10 and 11 replace respectively equations 3, 4 and 5. Equation 12 states that for each stage, a single configuration is chosen at most.

This modified model is quadratic, and it can be linearised if necessary. The Gurobi (www.gurobi.com) optimization software is used to solve this quadratic model, and since Gurobi is able to linearize, the model is left as is. This model has $O(np)$ variables and $O(n)$ constraints.

Two problems will be addressed using the workflow described in the next section: on the one hand maximizing the rejection capability of a set of cascaded filters occupying a fixed arbitrary silicon area (section V) and on the second hand the dual problem of minimizing the silicon area for a fixed rejection criterion (section V-A). In the latter case, the objective function is replaced with:

$$\text{Minimize } \sum_{i=1}^n a_i$$

We adapt our constraints of quadratic program to replace equation 2 with equation 13 where \mathcal{R} is the minimal rejection required.

$$\sum_{i=1}^n r_i \geq \mathcal{R} \quad (13)$$

IV. DESIGN WORKFLOW

In this section, we describe the workflow to compute all the results presented in sections V and V-A. Figure 9 shows the global workflow and the different steps involved in the computation of the results.

The filter solver is a C++ program that takes as input the maximum area \mathcal{A} , the number of stages n , the size of the input signal Π^I , the FIR configurations (C_{ij}, π_{ij}^C) and the function F . It creates the quadratic programs and uses the Gurobi solver




Fig. 9. Design workflow from the input parameters to the results

to estimate the optimal results. Then it produces two scripts: a TCL script ((1a) on figure 9) and a deploy script ((1b) on figure 9).

The TCL script describes the whole digital processing chain from the beginning (the raw signal data) to the end (the filtered data) in a language compatible with proprietary synthesis software, namely Vivado for Xilinx and Quartus for Intel/Altera. The raw input data generated from a 20-bit Pseudo Random Number (PRN) generator inside the FPGA and Π^I is fixed at 16 bits. Then the script builds each stage of the chain with a generic FIR task that comes from a skeleton library. The generic FIR is highly configurable with the number of coefficients and the size of the coefficients. The coefficients themselves are not stored in the script. As the signal is processed in real-time, the output signal is stored as consecutive bursts of data for post-processing, mainly assessing the consistency of the implemented FIR cascade transfer function with the design criteria and the expected transfer function.

The TCL script is used by Vivado to produce the FPGA bitstream ((2) on figure 9). We use the 2018.2 version of Xilinx Vivado and we execute the synthesized bitstream on a Redpitaya board fitted with a Xilinx Zynq-7010 series FPGA (xc7z010clg400-1) and two LTC2145 14-bit 125 MS/s ADC, loaded with 50 Ω resistors to provide a broadband noise source. The board runs the Linux kernel and surrounding environment produced from the Buildroot framework available at <https://github.com/trabucayre/redpitaya/>: configuring the Zynq FPGA, feeding the FIR with the set of coefficients, executing the simulation and fetching the results is automated.

The deploy script uploads the bitstream to the board ((3) on figure 9), flashes the FPGA, loads the different drivers, configures the coefficients of the FIR filters. It then waits for the results and retrieves the data to the main computer ((4) on figure 9).

Finally, an Octave post-processing script computes the final results thanks to the output data ((5) on figure 9). The results are normalized so that the Power Spectrum Density (PSD) starts at zero and the different configurations can be compared.

V. MAXIMIZING THE REJECTION AT FIXED SILICON AREA

This section presents the output of the filter solver *i.e.* the computed configurations for each stage, the computed rejection and the computed silicon area. Such results allow

TABLE I
CONFIGURATIONS (C_i, π_i^C, π_i^S), REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MAX/500

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	(21, 7, 0)	-	-	-	-	32 dB	483
2	(3, 3, 15)	(31, 9, 0)	-	-	-	58 dB	460
3	(3, 3, 15)	(27, 9, 0)	(5, 3, 0)	-	-	66 dB	488
4	(3, 3, 15)	(19, 7, 0)	(11, 5, 0)	(3, 3, 0)	-	74 dB	499
5	(3, 3, 15)	(23, 8, 0)	(3, 3, 1)	(3, 3, 0)	(3, 3, 0)	78 dB	489

TABLE II
CONFIGURATIONS (C_i, π_i^C, π_i^S), REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MAX/1000

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	(37, 11, 0)	-	-	-	-	56 dB	999
2	(3, 3, 15)	(51, 14, 0)	-	-	-	87 dB	975
3	(3, 3, 15)	(35, 11, 0)	(19, 7, 0)	-	-	99 dB	1000
4	(3, 4, 16)	(27, 8, 0)	(19, 7, 1)	(11, 5, 0)	-	103 dB	998
5	(3, 3, 15)	(31, 9, 0)	(19, 7, 0)	(3, 3, 1)	(3, 3, 0)	111 dB	984

for understanding the choices made by the solver to compute its solutions.

The experimental setup is composed of three cases. The raw input is generated by a Pseudo Random Number (PRN) generator, which fixes the input data size Π^I . Then the total silicon area \mathcal{A} has been fixed to either 500, 1000 or 1500 arbitrary units. Hence, the three cases have been named: MAX/500, MAX/1000, MAX/1500. The number of configurations p is 1827, with C_i ranging from 3 to 60 and π_i^C ranging from 2 to 22. In each case, the quadratic program has been able to give a result up to five stages ($n = 5$) in the cascaded filter.

Table I shows the results obtained by the filter solver for MAX/500. Table II shows the results obtained by the filter solver for MAX/1000. Table III shows the results obtained by the filter solver for MAX/1500.

From these tables, we can first state that the more stages are used to define the cascaded FIR filters, the better the rejection. It was an expected result as it has been previously observed that many small filters are better than a single large filter [9], [8], [10], despite such conclusions being hardly used in practice due to the lack of tools for identifying individual filter coefficients in the cascaded approach.

Second, the larger the silicon area, the better the rejection. This was also an expected result as more area means a filter of better quality with more coefficients or more bits per coefficient.

Then, we also observe that the first stage can have a larger shift than the other stages. This is explained by the fact that the solver tries to use just enough bits for the computed rejection after each stage. In the first stage, a balance between a strong rejection with a low number of bits is targeted. Equation 7 gives the relation between both values.

TABLE III
CONFIGURATIONS (C_i, π_i^C, π_i^S), REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MAX/1500

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	(47, 15, 0)	-	-	-	-	71 dB	1457
2	(19, 6, 15)	(51, 14, 0)	-	-	-	103 dB	1489
3	(3, 3, 15)	(35, 11, 0)	(35, 11, 0)	-	-	122 dB	1492
4	(3, 3, 15)	(27, 8, 0)	(19, 7, 0)	(27, 9, 0)	-	129 dB	1498
5	(3, 3, 15)	(23, 9, 2)	(27, 9, 0)	(19, 7, 0)	(3, 3, 0)	136 dB	1499




Fig. 10. Signal spectrum for MAX/500




Fig. 11. Signal spectrum for MAX/1000

Finally, we note that the solver consumes all the given silicon area.

The following graphs present the rejection for real data on the FPGA. In all the following figures, the solid line represents the actual rejection of the filtered data on the FPGA as measured experimentally and the dashed line are the noise levels given by the quadratic solver. The configurations are those computed in the previous section.

Figure 10 shows the rejection of the different configurations in the case of MAX/500. Figure 11 shows the rejection of the different configurations in the case of MAX/1000. Figure 12 shows the rejection of the different configurations in the case of MAX/1500.

In all cases, we observe that the actual rejection is close to the rejection computed by the solver.




Fig. 12. Signal spectrum for MAX/1500

We compare the actual silicon resources given by Vivado to the resources in arbitrary units. The goal is to check that our arbitrary units of silicon area models well enough the real resources on the FPGA. Especially we want to verify that, for a given number of arbitrary units, the actual silicon resources do not depend on the number of stages n . Most significantly, our approach aims at remaining far enough from the practical logic gate implementation used by various vendors to remain platform independent and be portable from one architecture to another.

Table IV shows the resources usage in the case of MAX/500, MAX/1000 and MAX/1500 *i.e.* when the maximum allowed silicon area is fixed to 500, 1000 and 1500 arbitrary units. We have taken care to extract solely the resources used by the FIR filters and remove additional processing blocks including FIFO and Programmable Logic (PL – FPGA) to Processing System (PS – general purpose processor) communication.

TABLE IV
RESOURCE OCCUPATION. THE LAST COLUMN REFERS TO AVAILABLE RESOURCES ON A ZYNQ-7010 AS FOUND ON THE REDPITAYA.

n		MAX/500	MAX/1000	MAX/1500	Zynq 7010
1	LUT	249	453	627	17600
	BRAM	1	1	1	120
	DSP	21	37	47	80
2	LUT	2374	5494	691	17600
	BRAM	2	2	2	120
	DSP	0	0	70	80
3	LUT	2443	3304	3521	17600
	BRAM	3	3	3	120
	DSP	0	19	35	80
4	LUT	2634	3753	2557	17600
	BRAM	4	4	4	120
	DPS	0	19	46	80
5	LUT	2423	3047	2847	17600
	BRAM	5	5	5	120
	DPS	0	22	46	80

In some cases, Vivado replaces the DSPs by Look Up Tables (LUTs). We assume that, when the filter coefficients are small enough, or when the input size is small enough, Vivado optimizes resource consumption by selecting multiplexers to implement the multiplications instead of a DSP. In this case, it is quite difficult to compare the whole silicon budget.

However, a rough estimation can be made with a simple equivalence: looking at the first column (MAX/500), where the number of LUTs is quite stable for $n \geq 2$, we can deduce that a DSP is roughly equivalent to 100 LUTs in terms of silicon area use. With this equivalence, our 500 arbitrary units correspond to 2500 LUTs, 1000 arbitrary units correspond to 5000 LUTs and 1500 arbitrary units correspond to 7300 LUTs. The conclusion is that the orders of magnitude of our arbitrary unit map well to actual hardware resources. The relatively small differences can probably be explained by the optimizations done by Vivado based on the detailed map of available processing resources.

We now present the computation time needed to solve the quadratic problem. For each case, the filter solver software is executed on a Intel(R) Xeon(R) CPU E5606 clocked at 2.13 GHz. The CPU has 8 cores that are used by Gurobi to solve the quadratic problem. Table V shows the time needed to solve the quadratic problem when the maximal area is fixed to 500, 1000 and 1500 arbitrary units.

TABLE V
TIME NEEDED TO SOLVE THE QUADRATIC PROGRAM WITH GUROBI

n	Time (MAX/500)	Time (MAX/1000)	Time (MAX/1500)
1	0.1 s	0.1 s	0.3 s
2	1.1 s	2.2 s	12 s
3	17 s	137 s (≈ 2 min)	275 s (≈ 4 min)
4	52 s	5448 s (≈ 90 min)	5505 s (≈ 17 h)
5	286 s (≈ 4 min)	4119 s (≈ 68 min)	235479 s (≈ 3 days)

As expected, the computation time seems to rise exponentially with the number of stages. When the area is limited, the design exploration space is more limited and the solver is able to find an optimal solution faster.

A. Minimizing resource occupation at fixed rejection

This section presents the results of the complementary quadratic program aimed at minimizing the area occupation for a targeted rejection level.

The experimental setup is composed of four cases. The raw input is the same as in the previous section, from a PRN generator, which fixes the input data size Π^I . Then the targeted rejection \mathcal{R} has been fixed to either 40, 60, 80 or 100 dB. Hence, the three cases have been named: MIN/40, MIN/60, MIN/80 and MIN/100. The number of configurations p is the same as previous section.

Table VI shows the results obtained by the filter solver for MIN/40. Table VII shows the results obtained by the filter solver for MIN/60. Table VIII shows the results obtained by the filter solver for MIN/80. Table IX shows the results obtained by the filter solver for MIN/100.

TABLE VI
CONFIGURATIONS (C_i, π_i^C, π_i^S) , REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MIN/40

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	(27, 8, 0)	-	-	-	-	41 dB	648
2	(3, 2, 14)	(19, 7, 0)	-	-	-	40 dB	263
3	(3, 3, 15)	(11, 5, 0)	(3, 3, 0)	-	-	41 dB	192
4	(3, 3, 15)	(3, 3, 0)	(3, 3, 0)	(3, 3, 0)	-	42 dB	147

TABLE VII
CONFIGURATIONS (C_i, π_i^C, π_i^S) , REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MIN/60

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	(39, 13, 0)	-	-	-	-	60 dB	1131
2	(3, 3, 15)	(35, 10, 0)	-	-	-	60 dB	547
3	(3, 3, 15)	(27, 8, 0)	(3, 3, 0)	-	-	62 dB	426
4	(3, 2, 14)	(11, 5, 1)	(11, 5, 0)	(3, 3, 0)	-	60 dB	344
5	(3, 2, 14)	(3, 3, 1)	(3, 3, 0)	(3, 3, 0)	(3, 3, 0)	60 dB	279

TABLE VIII
CONFIGURATIONS (C_i, π_i^C, π_i^S) , REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MIN/80

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	(55, 16, 0)	-	-	-	-	81 dB	1760
2	(3, 3, 15)	(47, 14, 0)	-	-	-	80 dB	903
3	(3, 3, 15)	(23, 9, 0)	(19, 7, 0)	-	-	80 dB	698
4	(3, 3, 15)	(27, 9, 0)	(7, 7, 4)	(3, 3, 0)	-	80 dB	605
5	(3, 2, 14)	(27, 8, 0)	(3, 3, 1)	(3, 3, 0)	(3, 3, 0)	81 dB	534

From these tables, we can first state that almost all configurations reach the targeted rejection level or even better thanks

TABLE IX
CONFIGURATIONS (C_i, π_i^C, π_i^S) , REJECTIONS AND AREAS (IN ARBITRARY UNITS) FOR MIN/100

n	$i = 1$	$i = 2$	$i = 3$	$i = 4$	$i = 5$	Rejection	Area
1	-	-	-	-	-	-	-
2	(15, 7, 17)	(51, 14, 0)	-	-	-	100 dB	1365
3	(3, 3, 15)	(27, 9, 0)	(27, 9, 0)	-	-	100 dB	1002
4	(3, 3, 15)	(31, 9, 0)	(19, 7, 0)	(3, 3, 0)	-	101 dB	909
5	(3, 3, 15)	(23, 8, 1)	(19, 7, 0)	(3, 3, 0)	(3, 3, 0)	101 dB	810




Fig. 13. Signal spectrum for MIN/40

to our underestimate of the cascade rejection as the sum of the individual filter rejection. The only exception is for the monolithic case ($n = 1$) in MIN/100: no solution is found for a single monolithic filter reach a 100 dB rejection. Furthermore, the area of the monolithic filter is twice as big as the two cascaded filters (1131 and 1760 arbitrary units v.s 547 and 903 arbitrary units for 60 and 80 dB rejection respectively). More generally, the more filters are cascaded, the lower the occupied area.

Like in previous section, the solver chooses always a little filter as first filter stage and the second one is often the biggest filter. This choice can be explained as in the previous section, with the solver using just enough bits not to degrade the input signal and in the second filter selecting a better filter to improve rejection without having too many bits in the output data.

For the specific case of MIN/40 for $n = 5$ the solver has determined that the optimal number of filters is 4 so it did not chose any configuration for the last filter. Hence this solution is equivalent to the result for $n = 4$.

The following graphs present the rejection for real data on the FPGA. In all the following figures, the solid line represents the actual rejection of the filtered data on the FPGA as measured experimentally and the dashed line is the noise level given by the quadratic solver.

Figure 13 shows the rejection of the different configurations in the case of MIN/40. Figure 14 shows the rejection of the different configurations in the case of MIN/60. Figure 15 shows the rejection of the different configurations in the case of MIN/80. Figure 16 shows the rejection of the different configurations in the case of MIN/100.

We observe that all rejections given by the quadratic solver are close to the experimentally measured rejection. All curves prove that the constraint to reach the target rejection is respected with both monolithic (except in MIN/100 which has no monolithic solution) or cascaded filters.

Table IV shows the resource usage in the case of MIN/40,




Fig. 14. Signal spectrum for MIN/60




Fig. 15. Signal spectrum for MIN/80

MIN/60; MIN/80 and MIN/100 *i.e.* when the target rejection is fixed to 40, 60, 80 and 100 dB. We have taken care to extract solely the resources used by the FIR filters and remove additional processing blocks including FIFO and PL to PS communication.

If we keep the previous estimation of cost of one DSP in terms of LUT (1 DSP \approx 100 LUT) the real resource consumption decreases as a function of the number of stages in the cascaded filter according to the solution given by the quadratic solver. Indeed, we have always a decreasing consumption even if the difference between the monolithic and the two cascaded filters is less than expected.

Finally, table XI shows the computation time to solve the quadratic program.

The time needed to solve this configuration is significantly




Fig. 16. Signal spectrum for MIN/100

TABLE X
RESOURCE OCCUPATION. THE LAST COLUMN REFERS TO AVAILABLE RESOURCES ON A ZYNQ-7010 AS FOUND ON THE REDPITAYA.

n		MIN/40	MIN/60	MIN/80	MIN/100	Zynq 7010
1	LUT	343	334	772	-	17600
	BRAM	1	1	1	-	120
	DSP	27	39	55	-	80
2	LUT	1252	2862	5099	640	17600
	BRAM	2	2	2	2	120
	DSP	0	0	0	66	80
3	LUT	891	2148	2023	2448	17600
	BRAM	3	3	3	3	120
	DSP	0	0	19	27	80
4	LUT	662	1729	2451	2893	17600
	BRAM	4	4	4	4	120
	DPS	0	0	7	19	80
5	LUT	-	1259	2602	2505	17600
	BRAM	-	5	5	5	120
	DPS	-	0	0	19	80

TABLE XI
TIME TO SOLVE THE QUADRATIC PROGRAM WITH GUROBI

n	Time (MIN/40)	Time (MIN/60)	Time (MIN/80)	Time (MIN/100)
1	0.07 s	0.02 s	0.01 s	-
2	7.8 s	16 s	14 s	1.8 s
3	4.7 s	14 s	28 s	39 s
4	39 s	20 s	193 s	522 s (\approx 9 min)
5	-	12 s	170 s	1048 s (\approx 17 min)

shorter than the time needed in the previous section. Indeed the worst time in this case is only 17 minutes, compared to 3 days in the previous section: this problem is more easily solved than the previous one.

VI. CONCLUSION

We have proposed a new approach to schedule a set of signal processing blocks whose performances and resource consumption has been tabulated, and applied this methodology to the practical case of implementing cascaded FIR filters inside a FPGA. This method aims to be hardware independent and focuses on a high-level of abstraction. We have modeled the FIR filter operation and the impact of data shift. Thanks to this model, we have created a quadratic program to select the optimal FIR taps to reach a targeted rejection. Individual filter taps have been identified using commonly available tools and the emphasis is on FIR assembly rather than individual FIR coefficient identification.

Our experimental results are very promising in providing a rational approach to selecting the coefficients of each FIR filter in the context of a performance target for a chain of such filters. The FPGA design that is produced automatically by the proposed workflow is able to filter an input signal as expected, validating experimentally our model and our approach. The quadratic program can be adapted to another problem based on assembling skeleton blocks.

A perspective is to model and add the decimators to the processing chain to have a classical FIR filter and decimator. The impact of the decimator is not trivial, especially in terms of silicon area usage for subsequent stages since some hardware optimization can be applied in this case.

The software used to demonstrate the concepts developed in this paper is based on the CPU-FPGA co-design framework available at <https://github.com/oscimp/oscimpDigital>.

ACKNOWLEDGEMENT

This work is supported by the ANR Programme d'Investissement d'Avenir in progress at the Time and Frequency Departments of the FEMTO-ST Institute (Oscillator IMP, First-TF and Refimeve+), and by Région de Franche-Comté. The authors would like to thank E. Rubiola, F. Verlotte, and G. Cabodevila for support and fruitful discussions.

REFERENCES

- [1] J. A. Sherman and R. Jördens, "Oscillator metrology with software defined radio," *Review of Scientific Instruments*, vol. 87, no. 5, p. 054711, 2016.
- [2] C. Andrich, A. Ihlow, J. Bauer, N. Beuster, and G. Del Galdo, "High-precision measurement of sine and pulse reference signals using software-defined radio," *IEEE Transactions on Instrumentation and Measurement*, vol. 67, no. 5, pp. 1132–1141, May 2018.
- [3] S. J. Kasbah, I. W. Damaj, and R. A. Haraty, "Multigrid solvers in reconfigurable hardware," *Journal of Computational and Applied Mathematics*, vol. 213, no. 1, pp. 79–94, 2008.
- [4] D. Crookes, K. Alotaibi, A. Bouridane, P. Donachy, and A. Benkrid, "An environment for generating FPGA architectures for image algebra-based algorithms," in *Image Processing, 1998. ICIP 98. Proceedings. 1998 International Conference on*. IEEE, 1998, pp. 990–994.
- [5] D. Crookes, K. Benkrid, A. Bouridane, K. Alotaibi, and A. Benkrid, "Design and implementation of a high level programming environment for FPGA-based image processing," *IEE Proceedings-Vision, Image and Signal Processing*, vol. 147, no. 4, pp. 377–384, 2000.
- [6] K. Benkrid, D. Crookes, and A. Benkrid, "Towards a general framework for FPGA based image processing using hardware skeletons," *Parallel Computing*, vol. 28, no. 7, pp. 1141–1154, 2002.
- [7] K. Benkrid, S. Belkacemi, and A. Benkrid, "Hide: A hardware intelligent description environment," *Microprocessors and Microsystems*, vol. 30, no. 6, pp. 283–300, 2006.
- [8] Y.-C. Lim, R. Yang, and B. Liu, "The design of cascaded fir filters," in *1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96*, vol. 2, May 1996, pp. 181–184 vol.2.
- [9] Y. C. Lim and B. Liu, "Design of cascade form fir filters with discrete valued coefficients," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, vol. 36, no. 11, pp. 1735–1739, Nov 1988.
- [10] C. Young and D. L. Jones, "Improvement in finite wordlength fir digital filter design by cascading," in *[Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing*, vol. 5, March 1992, pp. 109–112 vol.5.
- [11] L. M. Smith, "Decomposition of fir digital filters for realization via the cascade connection of subfilters," *IEEE Transactions on Signal Processing*, vol. 46, no. 6, pp. 1681–1684, June 1998.
- [12] A. C. Olaya, S. Micalizio, M. Ortolano, C. Calosso, E. Rubiola, and J. Friedt, "Digital electronics based on red pitaya platform for coherent fiber links," in *2016 European Frequency and Time Forum (EFTF)*. IEEE, 2016, pp. 1–4.
- [13] A. C. C. Olaya, C. E. Calosso, J.-M. Friedt, S. Micalizio, and E. Rubiola, "Phase noise and frequency stability of the red-pitaya internal pll," *IEEE transactions on ultrasonics, ferroelectrics, and frequency control*, vol. 66, no. 2, pp. 412–416, 2019.