bdubois / stm32upy

Blame view

motherboard/doc/src/stm32_motherboard_datasheet.aux 5.34 KB
edit raw normal view history
14b996da3   benny   First commit 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
 
  \relax 
  \providecommand\hyper@newdestlabel[2]{}
  \providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
  \HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
  \global\let\oldcontentsline\contentsline
  \gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
  \global\let\oldnewlabel
  ewlabel
  \gdef
  ewlabel#1#2{
  ewlabelxx{#1}#2}
  \gdef
  ewlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
  \AtEndDocument{\ifx\hyper@anchor\@undefined
  \let\contentsline\oldcontentsline
  \let
  ewlabel\oldnewlabel
  \fi}
  \fi}
  \global\let\hyper@last\relax 
  \gdef\HyperFirstAtBeginDocument#1{#1}
  \providecommand\HyField@AuxAddToFields[1]{}
  \providecommand\HyField@AuxAddToCoFields[2]{}
  \babel@aux{american}{}
  \gdef \LT@i {\LT@entry 
      {1}{53.05992pt}\LT@entry 
      {1}{86.36989pt}\LT@entry 
      {1}{57.59254pt}\LT@entry 
      {1}{147.97765pt}}
  \@writefile{toc}{\contentsline {chapter}{
  umberline {1}Hardware}{1}{chapter.1}\protected@file@percent }
  \@writefile{lof}{\addvspace {10\p@ }}
  \@writefile{lot}{\addvspace {10\p@ }}
  \@writefile{toc}{\contentsline {section}{
  umberline {1.1}Overview}{1}{section.1.1}\protected@file@percent }
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.1}{\ignorespaces Motherboard for STM32F407G}}{1}{figure.1.1}\protected@file@percent }
  
  ewlabel{fig:stm32motherboard}{{1.1}{1}{Motherboard for STM32F407G}{figure.1.1}{}}
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.2}{\ignorespaces STM32F407G board}}{1}{figure.1.2}\protected@file@percent }
  
  ewlabel{fig:stm32disc}{{1.2}{1}{STM32F407G board}{figure.1.2}{}}
  \@writefile{toc}{\contentsline {section}{
  umberline {1.2}I/O}{2}{section.1.2}\protected@file@percent }
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.1}SPI PMOD}{2}{subsection.1.2.1}\protected@file@percent }
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.3}{\ignorespaces SPI PMOD interface}}{2}{figure.1.3}\protected@file@percent }
  
  ewlabel{fig:spi_intf}{{1.3}{2}{SPI PMOD interface}{figure.1.3}{}}
  \@writefile{lot}{\contentsline {table}{
  umberline {1.1}{\ignorespaces OTA transistor sizes before and after DfR }}{2}{table.1.1}\protected@file@percent }
  
  ewlabel{tab:spipinname}{{1.1}{2}{OTA transistor sizes before and after DfR}{table.1.1}{}}
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.2}I2C PMOD}{2}{subsection.1.2.2}\protected@file@percent }
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.4}{\ignorespaces I2C PMOD interface}}{2}{figure.1.4}\protected@file@percent }
  
  ewlabel{fig:i2c_intf}{{1.4}{2}{I2C PMOD interface}{figure.1.4}{}}
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.5}{\ignorespaces ADC and DAC interface}}{3}{figure.1.5}\protected@file@percent }
  
  ewlabel{fig:adc_dac_intf}{{1.5}{3}{ADC and DAC interface}{figure.1.5}{}}
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.3}Integrated ADC and DAC}{3}{subsection.1.2.3}\protected@file@percent }
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.4}VNH5019}{3}{subsection.1.2.4}\protected@file@percent }
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.6}{\ignorespaces VNH5019 interface}}{3}{figure.1.6}\protected@file@percent }
  
  ewlabel{fig:vnh5019_intf}{{1.6}{3}{VNH5019 interface}{figure.1.6}{}}
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.7}{\ignorespaces VNH5019 interface}}{3}{figure.1.7}\protected@file@percent }
  
  ewlabel{fig:timer4}{{1.7}{3}{VNH5019 interface}{figure.1.7}{}}
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.8}{\ignorespaces GPIO interface}}{4}{figure.1.8}\protected@file@percent }
  
  ewlabel{fig:gpio_intf}{{1.8}{4}{GPIO interface}{figure.1.8}{}}
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.5}GPIO}{4}{subsection.1.2.5}\protected@file@percent }
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.6}U(S)ART}{4}{subsection.1.2.6}\protected@file@percent }
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.9}{\ignorespaces U(S)ART interface}}{4}{figure.1.9}\protected@file@percent }
  
  ewlabel{fig:usart_intf}{{1.9}{4}{U(S)ART interface}{figure.1.9}{}}
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.2.7}NRST}{4}{subsection.1.2.7}\protected@file@percent }
  \@writefile{toc}{\contentsline {section}{
  umberline {1.3}Power}{4}{section.1.3}\protected@file@percent }
  
  ewlabel{sec:power}{{1.3}{4}{Power}{section.1.3}{}}
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.3.1}Supply from DIN 5V}{4}{subsection.1.3.1}\protected@file@percent }
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.3.2}Supply from DIN 15V}{4}{subsection.1.3.2}\protected@file@percent }
  \@writefile{lof}{\contentsline {figure}{
  umberline {1.10}{\ignorespaces Power supply}}{5}{figure.1.10}\protected@file@percent }
  
  ewlabel{fig:power_intf}{{1.10}{5}{Power supply}{figure.1.10}{}}
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.3.3}Supply from external 5V}{5}{subsection.1.3.3}\protected@file@percent }
  \@writefile{toc}{\contentsline {subsection}{
  umberline {1.3.4}Supply from external 15V}{5}{subsection.1.3.4}\protected@file@percent }
  \@writefile{toc}{\contentsline {chapter}{Annexes}{6}{subsection.1.3.4}\protected@file@percent }
  \@writefile{toc}{\contentsline {chapter}{
  umberline {A}Schematic}{6}{appendix.A}\protected@file@percent }
  \@writefile{lof}{\addvspace {10\p@ }}
  \@writefile{lot}{\addvspace {10\p@ }}
  \@writefile{toc}{\contentsline {chapter}{
  umberline {B}Layout}{8}{appendix.B}\protected@file@percent }
  \@writefile{lof}{\addvspace {10\p@ }}
  \@writefile{lot}{\addvspace {10\p@ }}